<1995-1998>  |  <1999-2002>  |  <2003-2006>  |  <2007-2010>  |  <2011-2014>  |  <2015-2018>

 

<2011-2013>

 

이 경 훈 박사
(Kyung Hoon Lee, Ph.D.)

  Thesis

  A Calibration-Free 14b 70MS/s 0.13um CMOS Pipeline   ADC with High-Matching 3-D Symmetric Capacitors   (2006.2) (M.S.)

  

  Low-Power High-Resolution ADCs for High-Quality

  Display Systems (2011.2) (Ph.D.)

  Workplace

  Samsung Electronics Co.,Ltd.

  E-mail

  khoon78.lee@samsung.com

권 이 기
(Yi Gi Kwon)

  Thesis

  A Circuit-Shared Double-Sampling 10b 200MS/s 0.18um   CMOS ADC (2011.2)

  Workplace

  LG Electronics Institute of Technology

  E-mail

  yigi.kwon@lge.com

박 승 재
(Seung Jae Park)

  Thesis

  An 8b 250MS/s 0.13um CMOS ADC Using Variable   References for VGA-to-WUXGA Scaler Chips (2011.2)

  Workplace

  Texas Instruments Incorporated

  E-mail

  benjamin.park@ti.com

최 민 호
(Min Ho Choi)

  Thesis

  A 6b 1.2GS/s 47.8mW 0.17mm2 65nm CMOS ADC for   HR-WPAN Systems (2011.2)

  Workplace

  Samsung Electronics Co.,Ltd.

  E-mail

  minhoh.choi@samsung.com

김 영 주 박사
(Young Ju Kim, Ph.D.)

  Thesis

  A 12b 130MS/s 108mW 1.8mm2 0.18um CMOS ADC   for HD Video Systems (2007.2) (M.S.)

 

  High-Speed High-Resolution ADCs in Advanced CMOS

  Technologies (2011.8) (Ph.D.)

  Workplace

  Broadcom Limited, US.

  E-mail

  young-ju.kim@broadcom.com

구 병 우
(Byeong Woo Koo)

  Thesis

  A 12b 100MS/s 0.43mm2 ADC Optimized on 45nm CMOS   Technology for Low-Power 3G Communication Systems   (2012.2)

  Workplace

  Samsung Electronics Co.,Ltd.

  E-mail

  byungwoo.koo@samsung.com

송 정 은
(Jung Eun Song)

  Thesis

  10b 50MS/s Low-Power Skinny-Type 0.13um and 90nm   CMOS ADCs for CIS Applications (2012.2)

  Workplace

  SK Hynix, Inc.

  E-mail

  jungeun.song@sk.com

명 성 민
(Sung Meen Myung)

  Thesis

  A 10b 150MS/s 0.40mm2 45nm CMOS ADC for HDTV   Based on High Performance Op-Amps (2012.2)

  Workplace

  Samsung Electronics Co.,Ltd.

  E-mail

  sung.myung@samsung.com

박 혜 림
(Hye Lim Park)

  Thesis

  A Nonlinear-Error Minimized Four-Channel Time-Interleaved   11b 150MS/s Pipelined SAR ADC (2012.2)

  Workplace

  Samsung Electronics Co.,Ltd.

  E-mail

  hl0916.park@samsung.com

남 상 필
(Sang Pil Nam)

  Thesis

  A 10b 1MS/s-to-10MS/s 0.11um CMOS SAR ADC Using a   Range-Scaling Scheme (2013.2)

  Workplace

  Samsung Electronics Co.,Ltd.

  E-mail

 sp.nam@samsung.com

황 동 현
(Dong Hyun Hwang)

  Thesis

  A 12b 80MS/s Three-Step Hybrid Pipeline ADC Based on   Time-Interleaved SAR and Flash ADCs (2013.2)

  Workplace

 Silicon Works Co.

  E-mail

 hwangdh@siliconworks.co.kr

Kim Hyo-Jin.jpg

김 효 진
(Hyo Jin Kim)

  Thesis

  A Time-Interleaved and Circuit-Shared Dual-Channel 10b
  200MS/s 0.18um CMOS ADC (2013.2)

  Workplace

 LG Electronics Institute of Technology

  E-mail

 hjin.kim@lge.com

김 용 민
(Yong Min Kim)

  Thesis

  A 135fJ/Conversion-Step 12b 10MS/s SAR ADC Using a   Minimum Number of Unit Capacitors (2014.2)

  Workplace

 Samsung Electronics Co.,Ltd.

  E-mail

 ym89.kim@samsung.com

조 석 희
(Suk Hee Cho)

  Thesis

  A 14b to 10b Dual-Mode Low-Noise Pipeline ADC for High-
  End CMOS Image Sensors (2014.8)

  Workplace

   LG Electronics Institute of Technology

  E-mail

  sukhee.cho@lge.com

 

<1995-1998>  |  <1999-2002>  |  <2003-2006>  |  <2007-2010>  |  <2011-2014>  |  <2015-2018>

 

 

 

 서울특별시 마포구 백범로 35(신수동) 서강대학교 R관 905호 Tel. 02-715-6129       Webmaster

※본 홈페이지 내의 연구개발정보, 전자우편주소 등 개인정보 등을 무단 수집시 관련법의 제재를 받을 수 있습니다.